- This topic has 0 replies, 1 voice, and was last updated 20 years, 8 months ago by
.
Viewing 1 post (of 1 total)
-
Posts
-
Anyone have any bright ideas from a component level how I can multiplex 63 xE1 on to an SDH LVPECL fibre transceiver?
Please don’t say Xilinx FPGA!!
Viewing 1 post (of 1 total)
- The forum ‘Telecom Design’ is closed to new topics and replies.
